基于FPGA的FIR低通滤波器的设计
基于FPGA的FIR低通滤波器的设计(任务书,开题报告,外文翻译,论文13000字)
摘要
滤波器作为一种处理工具被广泛应用于信号处理和图像处理领域。在数字通信应用中：如信道均衡、频率渠道化等对滤波器都有较高要求。随着社会的需求的不断提高，对于滤波器的精度要求也越来越高，在数字滤波器的实现中，滤波器的阶数越高精度就越好。
本次设计要求是基于FPGA的FIR低通滤波器，要求采用CycloneV系列5CSEMA5F31C6型号的FPGA芯片，实现一个40阶的FIR低通滤波器，截止频率为25kHz。通过VHDL编程语言在Quartus II的开发环境中实现FIR滤波器的各模块仿真验证。
本次滤波器的设计需要在MATLAB数学学习软件设置一个滤波器得到输入信号，然后在FPGA现场可编程门阵列中进行滤波功能并输出信号。本次设计使用模块话设计，整个滤波器由延时器、乘法器和加法器组成，使用直接型的算法结构简洁明了。通过对于滤波器各个模块的仿真以及最后的滤波输出可以验证该低通滤波器的截止频率在25kHz，符合设计要求。
关键词:低通；滤波器；MATLAB；FPGA
ABSTRACT
Filter as a processing tool is widely used in the field of signal processing and image processing. In digital communication applications: such as channel equalization, frequency channel and so on the filter has a higher demand. With the increasing demand of society, the accuracy requirements of the filter are getting higher and higher. In the realization of the digital filter, the higher the accuracy of the filter, the better the accuracy.
[资料来源：https://www.doc163.com]
This design requirement is based on FOGA FIR low-pass filter, requires the use of CycloneV series 5CSEMA5F31C6 model FPGA chip, to achieve a 40-order FIR low-pass filter, cut-off frequency of 25kHz. Through the VHDL programming language in the Quartus II development environment to achieve the FIR filter simulation of the module.
The design of this filter requires a MATLAB filter to set up a filter to get the input signal, and then in the FPGA field programmable gate array filter function and output signal. This design uses the module design, the entire filter by the delay, multiplier and adder composition, the use of direct-type algorithm structure simple and clear. The cutoff frequency of the low-pass filter is verified at 25 kHz by the simulation of each module of the filter and the final filter output to meet the design requirements.
Keywords:Low pass; Filter; MATLAB; FPGA
目录
摘要 I
ABSTRACT II
1 绪论 1
1.1 研究背景 1
1.2 研究的目的及意义 1
1.3 国内外研究现状 2
1.4 本文研究内容及组织结构 3
2 滤波器设计软件 4
2.1 MATLAB软件 4
2.2 FPGA编程软件QuartusⅡ 5
2.3 VHDL编程语言 6
3 数字滤波器的实现 9
3.1 数字滤波器 10
3.1.1 数字滤波器的优点 10
3.1.2 IIR与FIR滤波器的区别 11
3.2 数字滤波器的原理 11
3.3 滤波器整体框图设计 12
3.4 延时器 13
3.5 乘法器 14
3.6 加法器 15
4 FIR低通滤波器性能测试 17
4.1 单频信号的仿真结果 18
4.2 两个单频信号的组合信号的仿真结果 19
5 设计总结与展望 21
参考文献 22
致 谢 23 [来源：http://Doc163.com]